Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

WM8580 Datasheet(PDF) 28 Page - Wolfson Microelectronics plc

No. de pieza WM8580
Descripción Electrónicos  Multichannel CODEC with S/PDIF Transceiver
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8580 Datasheet(HTML) 28 Page - Wolfson Microelectronics plc

Back Button WM8580 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 32Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 97 page
background image
WM8580
Production Data
w
PD Rev 4.3 August 2007
28
The MSB of the output data changes on the same falling edge of BCLK as the low to high LRCLK
transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with
the left channel data.
Figure 22 DSP Mode B Timing Diagram – PAIF/SAIF Transmitter Data
AUDIO INTERFACE CONTROL
The register bits controlling the audio interfaces are summarized below. Dynamically changing the
audio data format may cause erroneous operation, and is not recommended.
Interface timing is such that the input data and LRCLK are sampled on the rising edge of the
interface BCLK. Output data changes on the falling edge of the interface BCLK. By setting the
appropriate bit clock polarity control register bits, e.g. PAIFRXBCP, the polarity of BCLK may be
reversed, allowing input data and LRCLK to be sampled on the falling edge of BCLK. Setting the bit
clock polarity register for a transmit interface results in output data changing on the rising edge of
BCLK.
Similarly, the polarity of left/right clocks can be reversed by setting the appropriate left right polarity
bits, e.g. PAIFRXLRP.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
1:0
PAIFRXFMT
[1:0]
10
PAIF Receiver Audio Data Format
Select
11: DSP Format
10: I2S Format
01: Left justified
00: Right justified
3:2
PAIFRXWL
[1:0]
10
PAIF Receiver Audio Data Word
Length
11: 32 bits (see Note 1,2)
10: 24 bits
01: 20 bits
00: 16 bits
4
PAIFRXLRP
0
In LJ/RJ/I2S modes
0 = LRCLK not inverted
1 = LRCLK inverted
In DSP Format:
0 = DSP Mode A
1 = DSP Mode B
R12
PAIF 3
0Ch
5
PAIFRXBCP
0
PAIF Receiver BCLK polarity
0 = BCLK not inverted
1 = BCLK inverted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com