| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
SCF5249VM140 Datasheet(PDF) 33 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SCF5249VM140 Datasheet(HTML) 33 Page - Freescale Semiconductor, Inc |
|
33 / 56 page ![]() Electrical Characteristics SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3 Freescale Semiconductor 33 Figure 5. Clock Timing Definition NOTE Signals above are shown in relation to the clock. No relationship between signals is implied or intended. 9.1.1 Processor Bus Input Timing Specification Table 20 lists processor bus input timings. NOTE All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the SCLK output. All other timing relationships can be derived from these values. Table 20. External Bus Input Timing Specifications Num Characteristica Units Symbol Min Max B0 SCLK tCYC 14.26 — ns B1 Control input valid to SCLK highb tCVCH 10 — ns B2 SCLK high to control inputs validb tCHCII 2 — ns B4 Data input (D[31:0]) valid to SCLK high tDIVCH 6 — ns CRIN PSTCLK BCLK C6 C6 C7 C8 C8 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |