MPQ1925

– 100V, 4A, HIGH-FREQUENCY, HALF-BRIDGE GATE DRIVER

MPQ1925 Rev. 1.0

MonolithicPower.com

11

3/8/2022

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2022 MPS. All Rights Reserved.

APPLICATION INFORMATION

The INH and INL input signals can be controlled

independently. If both INH and INL control the

HS-FET and LS-FET of the same bridge, set a

sufficient DT between the low INH and INL

signals (and vice versa) to avoid shoot-through.

DT is the time interval between low INH and low

INL. Figure 3 shows the shoot-through timing

diagram.

Figure 3: Shoot-Through Timing Diagram