Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

PCK2011DL Datasheet(PDF) 7 Page - NXP Semiconductors

No. de pieza PCK2011DL
Descripción Electrónicos  Direct RAMbus Clock Generator
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCK2011DL Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button PCK2011DL Datasheet HTML 3Page - NXP Semiconductors PCK2011DL Datasheet HTML 4Page - NXP Semiconductors PCK2011DL Datasheet HTML 5Page - NXP Semiconductors PCK2011DL Datasheet HTML 6Page - NXP Semiconductors PCK2011DL Datasheet HTML 7Page - NXP Semiconductors PCK2011DL Datasheet HTML 8Page - NXP Semiconductors PCK2011DL Datasheet HTML 9Page - NXP Semiconductors PCK2011DL Datasheet HTML 10Page - NXP Semiconductors PCK2011DL Datasheet HTML 11Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
Philips Semiconductors
Preliminary specification
PCK2011
Direct Rambus
™ Clock Generator
1999 Jan 19
7
Table 3. DC DEVICE CHARACTERISTICS
Symbol
Parameter
Min
Max
Unit
V DD
Supply voltage
3.135
3.465
V
T A
Ambient operating temperature
0
70
°C
tCYCLE ,IN
Refclk Input cycle time
10
40
ns
tJ,IN
Input Cycle-to-cycle jitter1
250
ps
DCIN
Input duty cycle over 10,000 cycles
40%
60%
tCYCLE
fM,IN 3
Input frequency of modulation
30
33
kHz
PM,IN
Modulation index
0.25
0.5
%
PMIN 3
Modulation index for triangular modulation
0.6
%
PM,IN 3
Modulation index for non-triangular modulation4
0.54
%
tCYCLE,PD
Phase Detector input cycle time at PclkM & SynClkN
30
100
ns
tERR,INIT
Initial Phase error at Phase Detector inputs (Required range of Phase Aligner)
–0.5
0.5
tCYCLE,PD
DCIN,PD
Phase Detector input duty cycle over 10,000 cycles
25%
75%
tCYCLE,PD
tIR , tIF
Input slew rate (measured at 20% – 80% of input voltage) for PclkM, SynClkN, and Refclk
1
4
V/ns
CIN,PD
Input capacitance at PclkM, SynClkN, and Refclk2
7
pF
∆C
IN,PD
Input capacitance matching at PclkM and SynClkN2
0.5
pF
CIN,CMOS
Input capacitance at CMOS pins2
10
pF
VIL
Input (CMOS) signal low voltage
0.3
Vdd
VIH
Input (CMOS) signal high voltage
0.7
Vdd
VIL,R
Refclk input low voltage
0.3
VddI,R
VIH,R
Refclk input high voltage
0.7
VddI,R
VIL,PD
Input signal low voltage for PD inputs and StopB
0.3
VddI,PD
VIH,PD
Input signal high voltage for PD inputs and StopB
0.7
VddI,PD
VDDI,R
Input supply reference for Refclk
1.3
3.3
V
VDDI,PD
Input supply reference for PD inputs
1.3
3.3
V
NOTES:
1. Refclk jitter measured at VDDI,R(nom)/2
2. Capacitance measured at Freq = 1MHz, DC bias = 0.9V, and VAC < 100mV
3. If the input modulation is used, input modulation is allowed but not required.
4. The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew, which cannot
exceed the skew generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about
0.5%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com