| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
M750000004 Datasheet(PDF) 59 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
M750000004 Datasheet(HTML) 59 Page - SPANSION |
|
59 / 129 page ![]() January 14, 2004 Am75PDL191CHHa/Am75PDL193CHHa 57 ADV ANCE I N FO RMAT I O N Legend: DYB = Dynamic Protection Bit OW = Address (A7:A0) is (00011010) PD[3:0] = Password Data (1 of 4 portions) PPB = Persistent Protection Bit PWA = Password Address. A1:A0 selects portion of password. PWD = Password Data being verified. PL = Password Protection Mode Lock Address (A7:A0) is (00001010) RD(0) = Read Data DQ0 for protection indicator bit. RD(1) = Read Data DQ1 for PPB Lock status. SA = Sector Address where security command applies. Address bits A21:A12 uniquely select any sector. SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010) WP = PPB Address (A7:A0) is (00000010) (NoteTable.16 30897a1.fm) X = Don’t care PPMLB = Password Protection Mode Locking Bit SPMLB = Persistent Protection Mode Locking Bit 1. See Table 1 for description of bus operations. 2. All values are in hexadecimal. 3. Shaded cells in table denote read cycles. All other cycles are write operations. 4. During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don’t cares. 5. The reset command returns device to reading array. 6. Cycle 4 programs the addressed locking bit. Cycles 5 and 6 validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0 in cycle 6, program command must be issued and verified again. 7. Data is latched on the rising edge of WE#. 8. Entire command sequence must be entered for each portion of password. 9. Command sequence returns FFh if PPMLB is set. 10. The password is written over four consecutive cycles, at addresses 0-3. 11. A 2 µs timeout is required between any two portions of password. 12. A 100 µs timeout is required between cycles 4 and 5. 13. A 1.2 ms timeout is required between cycles 4 and 5. 14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command must be issued and verified again. Before issuing erase command, all PPBs should be programmed to prevent PPB overerasure. 15. DQ1 = 1 if PPB locked, 0 if unlocked. 16. For PDL128G and PDL640G, the WP address is 0111010. The EP address (PPB Erase Address) is 1111010. 17. Following the final cycle of the command sequence, the user must write the first three cycles of the Autoselect command and then write a Reset command. 18. If checking the DYB status of sectors in multiple banks, the user must follow Note 17 before crossing a bank boundary. Table 17. Sector Protection Command Definitions Command (Notes) Bus Cycles (Notes 1-4) Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data Reset 1 XXX F0 SecSi Sector Entry 3 555 AA 2AA 55 555 88 SecSi Sector Exit 4 555 AA 2AA 55 555 90 XX 00 SecSi Protection Bit Program (5, 6) 6 555 AA 2AA 55 555 60 OW 68 OW 48 OW RD(0) SecSi Protection Bit Status 5 555 AA 2AA 55 555 60 OW 48 OW RD(0) Password Program (5, 7, 8) 4 555 AA 2AA 55 555 38 XX[0-3] PD[0-3] Password Verify (6, 8, 9) 4 555 AA 2AA 55 555 C8 PWA[0-3] PWD[0-3] Password Unlock (7, 10, 11) 7 555 AA 2AA 55 555 28 PWA[0] PWD[0] PWA[1] PWD[1] PWA[2] PWD[2] PWA[3] PWD[3] PPB Program (5, 6, 12, 17) 6 555 AA 2AA 55 555 60 (SA)WP 68 (SA)WP 48 (SA)WP RD(0) PPB Status 5 555 AA 2AA 55 555 60 (SA)WP 48 (SA)WP RD (0) All PPB Erase (5, 6, 13, 14) 6 555 AA 2AA 55 555 60 WP 60 (SA) 40 (SA)WP RD(0) PPB Lock Bit Set (17) 3 555 AA 2AA 55 555 78 PPB Lock Bit Status (15) 4 555 AA 2AA 55 555 58 SA RD(1) DYB Write (7) 4 555 AA 2AA 55 555 48 SA X1 DYB Erase (7) 4 555 AA 2AA 55 555 48 SA X0 DYB Status (6, 18) 4 555 AA 2AA 55 555 58 SA RD(0) PPMLB Program (5, 6, 12) 6 555 AA 2AA 55 555 60 PL 68 PL 48 PL RD(0) PPMLB Status (5) 5 555 AA 2AA 55 555 60 PL 48 PL RD(0) SPMLB Program (5, 6, 12) 6 555 AA 2AA 55 555 60 SL 68 SL 48 SL RD(0) SPMLB Status (5) 5 555 AA 2AA 55 555 60 SL 48 SL RD(0) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |