DP83255AVF datasheet(74/96 Pages) NSC

No. de pieza	DP83255AVF

Descripción Electrónicos	PLAYER Device (FDDI Physical Layer Controller)

PDF	96 Pages

Scroll/Zoom	100%

Fabricante Electrónico	NSC [National Semiconductor (TI)]

Página de inicio	http://www.national.com

Logo

74 / 96 page

60 Pin Descriptions (Continued)

CLOCK INTERFACE

The Clock Interface consists of 125 MHz and 125 MHz clocks used by the PLAYER device The clocks are generated by either

the Clock Distribution Device or Clock Recovery Device

Symbol

Pin No

Description

LBC

Local Byte Clock

A TTL 125 MHz 50% duty cycle input clock from the Clock

Distribution Device The Local Byte Clock is used by the PLAYER device’s internal

CMOS logic and to latch incomingoutgoing data of the Control Bus Interface Port A

Interface Port B Interface and other miscellaneous IOs

RXCa

Receive Bit Clock

Differential 100k ECL 125 MHz clock input signals from the Clock

Recovery Device The Receive Bit Clock is used by the Serial Interface to latch the

RXCb

Receive Data (RXDg)

TXCa

Transmit Bit Clock

Differential 100k ECL 125 MHz clock input signals from the Clock

Distribution Device The Transmit Bit Clock is used by the Serial Interface to latch the

TXCb

Transmit Data (TXDg)

TBCa

Transmit Byte Clock

Differental 100k ECL 125 MHz clock input signals from the

Clock Distribution Device The Transmit Byte Clock is used by the PLAYER device’s

TBCb

internal Shift Register Block

DP83255AVF Datasheet(PDF) 74 Page - National Semiconductor (TI)