ST7LUS5 datasheet(74/124 Pages) STMICROELECTRONICS

74 / 124 page

On-chip peripherals

ST7LUS5, ST7LU05, ST7LU09

74/124

PWM0 control/status register (PWM0CSR)

PWM output control register (PWMCR)

11:0

DCR[11:0]

PWMx Duty Cycle Value

This 12-bit value is written by software. The high register must be written first.

In PWM mode (OE0 = 1 in the PWMCR register) the DCR[11:0] bits define the

duty cycle of the PWM0 output signal (see Figure 32). In Output Compare

mode, (OE0 = 0 in the PWMCR register) they define the value to be compared

with the 12-bit up counter value.

PWM0CSR

Reset value: 0000 0000 (00h)

654

Reserved

OP0

CMPF0

-R/W

R/W

Table 44.

PWM0CSR register description

Bit

Name

Function

7:2

Reserved, must be kept cleared.

1OP0

PWM0 Output Polarity

This bit is read/write by software and cleared by hardware after a reset. This bit

selects the polarity of the PWM0 signal.

0: The PWM0 signal is not inverted.

1: The PWM0 signal is inverted.

0CMPF0

PWM0 Compare Flag

This bit is set by hardware and cleared by software by reading the PWM0CSR

0: Up counter value does not match DCR value

1: Up counter value matches DCR value

PWMCR

Reset value: 0000 0000 (00h)

654

Reserved

OE0

-R/W

Table 45.

PWMCR register description

Bit

Name

Function

7:1

Reserved, must be kept cleared.

0OE0

PWM0 Output enable.

This bit is set and cleared by software.

0: PWM0 output Alternate Function disabled (I/O pin free for general purpose I/O)

1: PWM0 output enabled

Table 43.

DCR0 high and low register descriptions (continued)

Bits

Name

Function

ST7LUS5 Datasheet(PDF) 74 Page - STMicroelectronics

ST7LUS5 Datasheet(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL