Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

STGIF5CH60TS-LZ Datasheet(PDF) 10 Page - STMicroelectronics

No. de pieza STGIF5CH60TS-LZ
Descripción Electrónicos  SLLIMM - 2nd series IPM, 3-phase inverter, 8 A, 600 V, short‑circuit rugged IGBT
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STGIF5CH60TS-LZ Datasheet(HTML) 10 Page - STMicroelectronics

Back Button STGIF5CH60TS-LZ Datasheet HTML 6Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 7Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 8Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 9Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 10Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 11Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 12Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 13Page - STMicroelectronics STGIF5CH60TS-LZ Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
4
Fault management
The device integrates an open-drain output connected to the SD pin. As soon as a fault occurs, the open-drain is
activated and the LVGx outputs are forced low. Two types of fault can be identified:
Overcurrent (OC) sensed by the internal comparator (see more detail in Section 4.1 Smart shutdown
function);
Undervoltage on supply voltage (VCC)
Each fault enables the SD open drain for a different time, as described in the following table.
Table 11. Fault timing
Symbol
Parameter
Event time (1)
SD open-drain enable time result (1)(2)
OC
Over-current event
≤ 24 μs
24 μs
> 24 µs
OC time
UVLO
Under-voltage lockout event
≤ 70 μs
70 µs
> 70 µs
until the VCC_LS exceeds the
VCC_LS UV turn ON threshold
UVLO time
1. Typical value (-40 °C ≤ TJ ≤ 125 °C).
2. Without contribution of the RC network on SD.
Actually, the device remains in a fault condition (SD at low logic level and LVGx outputs disabled) for a time also
depending on the RC network connected to the SD pin. The network generates a time contribution that is added
to the internal value.
Figure 4. Overcurrent timing (without contribution of the RC network on SD)
GIPG120520141638FSR
STGIF5CH60TS-LZ
Fault management
DS13924 - Rev 1
page 10/24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com