M69KB096AA datasheet(41/48 Pages) STMICROELECTRONICS

41 / 48 page

41/48

M69KB096AA

Note: 1. WE# LOW time must be limited to tCEM (8 µs).

2. These timings have been obtained with the AC Measurement Load Circuit shown on Figure 14. The transition timings measure a

transition of 100 mV between the High-Z level (VCCQ/2) and VOH or VOL.

3. These timings have been obtained with the AC Measurement Load Circuit shown on Figure 14. The High-Z timings measure a tran-

sition of 100 mV between VOH or VOL and VCCQ/2.

Figure 30. Synchronous Burst Write AC Waveform

Note: 1. Non default BCR Register settings: Latency code two (three clocks); WAIT active Low; WAIT asserted during delay.

2. Clock rates lower than 50MHz (clock period higher than 20ns) are allowed as long as tELKH specifications are met.

tEHTZ

tBHTZ

tWHTZ

tHZ

Chip Enable High to WAIT Hi-Z

LB/UB High to WAIT Hi-Z

Write Enable High to WAIT Hi-Z

Symbol

Alt.

Parameter

M69KB096AA

Unit

70ns

85ns

Min

Max

Min

Max

tAVEL

tAVWL

tAVBL

tLLWL

tELWL

tAS

Address Setting Time

µs

tLHAX

tAVH

L High to Address Transition

A0-A21

WAIT

D0-D15

tKHKH

VALID

ADDRESS

tKHDX

tELKH

tWHKH

tKHWH

tAVKH

WRITE Burst Identified

tKHTV

Hi-Z

VALID

INPUT

Hi-Z

AI06792b

(W = Low)

tKHEH

tEHEL

tBLKH

tKHBH

LB/UB

tELTV

tDVKH

VALID

INPUT

VALID

INPUT

VALID

INPUT

tELEH

tLLKH

tKHLH

M69KB096AA Datasheet(PDF) 41 Page - STMicroelectronics

M69KB096AA Datasheet(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Descarga

Enlace URL