OPA607 datasheet(30/48 Pages) TI

30 / 48 page

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

• Noise can propagate into analog circuitry through the power-supply pins of the circuit as a whole and of the

operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance

power sources local to the analog circuitry.

– Connect low-equivalent series resistance (ESR), 0.1-µF ceramic bypass capacitors between each supply

pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is

applicable for single-supply applications.

• Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective

methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.

A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make

sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.

• To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible.

If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than

crossing in parallel with the noisy trace.

• Place the external components as close to the device as possible. Keeping RF and RG close to the inverting

input minimizes parasitic capacitance; see Figure 11-1 and Figure 11-2.

• Keep the length of input traces as short as possible. Always remember that the input traces are the most

sensitive part of the circuit.

• Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce

leakage currents from nearby traces that are at different potentials.

11.2 Layout Examples

V-

OUTPUT

GND

Figure 11-1. Operational Amplifier Board Layout

for a Noninverting Configuration

V+

INPUT

V-

OUTPUT

OPAx607

Figure 11-2. Layout Example Schematic

OPA607, OPA2607

SBOS981J – OCTOBER 2019 – REVISED APRIL 2021

www.ti.com

Submit Document Feedback

Product Folder Links: OPA607 OPA2607

OPA607 Datasheet(PDF) 30 Page - Texas Instruments