Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

OPA607 Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
No. de pieza OPA607
Descripción Electrónicos  OPAx607 50-MHz, Low-Power, Rail-to-Rail Output CMOS Operational Amplifier for Cost Sensitive Systems
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

OPA607 Datasheet(HTML) 21 Page - Texas Instruments

Back Button OPA607 Datasheet HTML 17Page - Texas Instruments OPA607 Datasheet HTML 18Page - Texas Instruments OPA607 Datasheet HTML 19Page - Texas Instruments OPA607 Datasheet HTML 20Page - Texas Instruments OPA607 Datasheet HTML 21Page - Texas Instruments OPA607 Datasheet HTML 22Page - Texas Instruments OPA607 Datasheet HTML 23Page - Texas Instruments OPA607 Datasheet HTML 24Page - Texas Instruments OPA607 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 48 page
background image
8.4 Device Functional Modes
The OPAx607 devices have two functional modes: normal operating mode and Power Down ( PD) mode.
8.4.1 Normal Operating Mode
The OPAx607 devices are operational when the power-supply voltage is between 2.2 V (±1.1 V) and 5.5 V
(±2.75 V). Most newer systems use a single power supply to improve efficiency and simplify the power tree
design. The OPAx607 devices can be used with a single-supply power (VS– connected to GND) with no change
in performance from split supply, as long as the input and output pins are biased within the linear operating
region of the device. The valid input and output voltage ranges are given in Section 7.5. The outputs nominally
swing rail-to-rail with approximately 10-mV headroom required for linear operation. The inputs can typically
swing up to the negative rail (typically ground) and to within 1.1 V from the positive supply. Figure 8-6 shows
changing from a ±2.5-V split supply to a 5-V single-supply.
Bias
+
±
RF
OPA607
Signal and bias to
next stage
Gain × VSIG
VSIG
5 V
VOUT
Signal and bias from
previous stage
RG
Gain × Bias
+
±
RF
OPA607
2.5 V
VOUT
RG
-2.5 V
Signal and bias to
next stage
Gain × VSIG
Gain × Bias
Bias
VSIG
Signal and bias from
previous stage
Figure 8-6. Single-Supply and Dual-Supply Operation
8.4.2 Power Down Mode
The OPAx607 devices feature a Power Down mode for power critical applications. Under logic control, the
amplifier can be switched from normal operation (consuming ≤ 1 mA) to a Power Down current of less than 1
µA. When the PD pin is connected high, the amplifier is active. Connecting the PD pin to logic low disables the
amplifier and places the output in a high-impedance state. The output of an op amp is high impedance similar
to a tri-state high-impedance gate under a Power Down condition; however, the feedback network behaves as a
parallel load.
If the Power Down mode is not used, connect PD to the positive supply pin or leave floating. See the Power
Down (Device Enabled When Floating) section in Section 7.5 table for the enable and disable threshold
voltages. The PD pin can be left floating to keep the op amp always enabled, which is primarily possible because
of the presence of an internal pullup resistor within the op amp that, by default, always keeps the PD pin weakly
tied to VS+. However it is also acceptable to strengthen the pull up from the PD pin by connecting a low value
resistance from the PD pin to VS+. This helps make the part less susceptible to noise and transient pick up on
the PD pin. Looking at the PD pin bias current in Figure 7-21 can help us get an accurate understanding of the
voltage required to be applied on the PD pin for enabling and powering down. Note: the hysteresis present in
Figure 7-21 help with single shot power up and power down of OPAx607 devices.
The PD pin exhibits a special type of ESD protection which allows users to apply any voltage between VS– to 6 V
irrespective of the voltage at the VS+. Special ESD structure at the PD pin helps in relaxing the requirements on
power sequencing during power up and power down condition. Refer to Figure 8-4 for details of the internal ESD
structure. The absolute voltage limits applicable on PD pin can be found in Section 7.1 table. Another key care
about in PD condition is to ensure the IN+ and IN– are not exposed to a high differential voltage continuously. In
a power up condition the op-amp's loop gain ensure the IN+ pin and the IN– track each other closely. However in
PD condition the op-amp is inactive and IN– will be usually weakly tied to GND through the RG resistor. Exposing
the IN+ pin continuously to a high voltage in such a condition will result in irreversible offset voltage (VOS) shift.
www.ti.com
OPA607, OPA2607
SBOS981J – OCTOBER 2019 – REVISED APRIL 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: OPA607 OPA2607



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com