AM652X datasheet(255/299 Pages) TI1

255 / 299 page

255

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Detailed Description

•

4-Lane D-PHY

–

Based on MIPI DSI PHY specifications 1.2 with custom enhancements to support LVDS sensors

and ESD enhancements to support Q100. Support 1.5Gbps per lane.

•

LVDSRX

–

Support generic parallel I/F (H/VSYNC+DATA+CLOK) protocol. LVDSRX module implements

generic parallel interface and sends captured data to CAL module over proprietary BYS interface.

–

Support non MIPI Serial LVDS interface

–

Embedded sync decode

–

4 complex I/O connections

–

Support 8, 10, 12, 14 and 16 bits RAW mode

–

Support BYS I/F with up to 4 pixels/ cycle, each pixel is 16bit wide

–

Support Video I/F with 1 pixel / cycle or 2 pixel / cycle, each pixel is 16bit wide

CAL Not Supported Features:

•

Integrated ISP

•

ECC on CAL memories for functional safety

•

Parallel LVDS sensors

•

Hardware scalers

For more information, see section Camera Adaptation Layer (CAL) in chapter Peripherals of the device

TRM.

6.11.3 CPSW2G

The two-port Gigabit Ethernet switch subsystem (MCU_CPSW0) provides ethernet packet communication

for the device and can be configured as an ethernet switch. MCU_CPSW0 features the Reduced Gigabit

Media Independent Interface (RGMII), Reduced Media Independent Interface (RMII), and the

Management Data Input/Output (MDIO) interface for physical layer device (PHY) management.

The MCU_CPSW0 subsystem provides the following features:

•

One Ethernet port (port 1) with selectable RGMII and RMII interfaces and an internal (CPPI) port (port

•

Synchronous 10/100/1000 Mbit operation

•

Flexible logical FIFO-based packet buffer structure

•

Eight priority level Quality Of Service (QOS) support (802.1p)

•

Support for Audio/Video Bridging (P802.1Qav/D6.0)

•

Support for IEEE 1588 Clock Synchronization (2008 Annex D, Annex E and Annex F)

–

Timestamp module capable of time stamping external timesync events like Pulse-Per-Second and

also generating Pulse-Per-Second outputs

–

CPTS module that supports time stamping for IEEE1588 with support for 4 hardware push events

and generation of compare output pulses

•

DSCP Priority Mapping (IPv4 and IPv6)

•

Energy Efficient Ethernet (EEE) support (802.3az)

•

Priority Based Flow Control (802.1QBB) and Flow Control (802.3x) Support

•

Non Blocking switch fabric

•

Time Sensitive Network Support

–

IEEE P902.3br/D2.0 Interspersing Express Traffic

–

IEEE 802.1Qbv/D2.2 Enhancements for Scheduled Traffic

AM652X Datasheet(PDF) 255 Page - Texas Instruments

AM652X Datasheet(HTML) 255 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL