Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

WM8782SEDS/R Datasheet(PDF) 12 Page - Wolfson Microelectronics plc

No. de pieza WM8782SEDS/R
Descripción Electrónicos  24-Bit, 192kHz Stereo ADC
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8782SEDS/R Datasheet(HTML) 12 Page - Wolfson Microelectronics plc

Back Button WM8782SEDS/R Datasheet HTML 8Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 9Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8782SEDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 19 page
background image
WM8782
Product Preview
w
PP, May 2004, Rev 1.0
12
AUDIO DATA FORMATS
In Left Justified mode, the MSB is available on the first rising edge of BCLK following an LRCLK
transition. The other bits up to the LSB are then transmitted in order. Depending on word length,
BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.
Figure 7 Left Justified Audio Interface (assuming n-bit word length)
In Right Justified mode, the LSB is available on the last rising edge of BCLK before an LRCLK
transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK
frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.
Figure 8 Right Justified Audio Interface (assuming n-bit word length)
In I
2S mode, the MSB is available on the second rising edge of BCLK following an LRCLK transition.
The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK
frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and
the MSB of the next.
Figure 9 - I
2S Justified Audio Interface (assuming n-bit word length)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com