| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8972LEFL/R Datasheet(PDF) 31 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8972LEFL/R Datasheet(HTML) 31 Page - Wolfson Microelectronics plc |
|
31 / 49 page ![]() Preliminary Technical Data WM8972L w PTD Rev 2.2 June 2004 31 AUDIO INTERFACE CONTROL The register bits controlling audio format, word length and master / slave mode are summarised in Table 24. MS selects audio interface operation in master or slave mode. In Master mode BCLK, ADCLRC and DACLRC are outputs. The frequency of ADCLRC and DACLRC is set by the sample rate control bits SR[4:0] and USB. In Slave mode BCLK, ADCLRC and DACLRC are inputs. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 7 BCLKINV 0 BCLK invert bit (for master & slave modes) 0 = BCLK not inverted 1 = BCLK inverted 6 MS 0 Master / Slave Mode Control 1 = Enable Master Mode 0 = Enable Slave Mode right, left & i2s modes – LRCLK polarity 1 = invert LRCLK polarity 0 = normal LRCLK polarity 4 LRP 0 DSP Mode – mode A/B select 1 = MSB is available on 1st BCLK rising edge after LRC rising edge (mode B) 0 = MSB is available on 2nd BCLK rising edge after LRC rising edge (mode A) 3:2 WL[1:0] 10 Audio Data Word Length 11 = 32 bits (see Note) 10 = 24 bits 01 = 20 bits 00 = 16 bits R7 (07h) Digital Audio Interface Format 1:0 FORMAT[1:0] 10 Audio Data Format Select 11 = DSP Mode 10 = I 2S Format 01 = Left justified 00 = Right justified Table 24 Audio Data Format Control Note: Right Justified mode does not support 32-bit data. AUDIO INTERFACE OUTPUT TRISTATE Register bit TRI, register 24(18h) bit[3] can be used to tristate the ADCDAT pin and switch ADCLRC, DACLRC and BCLK to inputs. In Slave mode (MASTER=0) ADCLRC, DACLRC and BCLK are by default configured as inputs and only ADCDAT will be tri-stated, (see Table 25). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R24(18h) Additional Control (2) 3 TRI 0 Tristates ADCDAT and switches ADCLRC, DACLRC and BCLK to inputs. 0 = ADCDAT is an output, ADCLRC, DACLRC and BCLK are inputs (slave mode) or outputs (master mode) 1 = ADCDATE is tristated, ADCLRC, DACLRC and BCLK are inputs Table 25 Tri-stating the Audio Interface |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |