DLP2000 datasheet(3/40 Pages) TI1

3 / 40 page

H G

C B

DLP2000

www.ti.com

DLPS078 – JULY 2017

Product Folder Links: DLP2000

Submit Documentation Feedback

5 Pin Configuration and Functions

FQC Package

42-Pin LGA

Bottom View

Pin Functions

TYPE

SIGNAL

DATA

RATE

DESCRIPTION

PACKAGE NET

LENGTH (mm)

NAME

NO.

DATA INPUTS

DATA(0)

J13

Input

LVCMOS

DDR

Input Data Bus.

8.83

DATA(1)

Input

LVCMOS

DDR

Input Data Bus.

7.53

DATA(2)

Input

LVCMOS

DDR

Input Data Bus.

6.96

DATA(3)

Input

LVCMOS

DDR

Input Data Bus.

7.05

DATA(4)

Input

LVCMOS

DDR

Input Data Bus.

7.56

DATA(5)

Input

LVCMOS

DDR

Input Data Bus.

7.07

DATA(6)

J12

Input

LVCMOS

DDR

Input Data Bus.

7.61

DATA(7)

J10

Input

LVCMOS

DDR

Input Data Bus.

7.68

DATA(8)

Input

LVCMOS

DDR

Input Data Bus.

7.31

DATA(9)

Input

LVCMOS

DDR

Input Data Bus.

6.76

DATA(10)

Input

LVCMOS

DDR

Input Data Bus.

8.18

DATA(11)

Input

LVCMOS

DDR

Input Data Bus.

7.81

DCLK

Input

LVCMOS

Input Data Clock.

7.78

CONTROL INPUTS

DLP2000 Datasheet(PDF) 3 Page - Texas Instruments

DLP2000 Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Descarga

Enlace URL