ST72321R7-Auto datasheet(68/243 Pages) STMICROELECTRONICS

No. de pieza	ST72321R7-Auto

Descripción Electrónicos	PLL for 2x frequency multiplication

PDF	243 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

68 / 243 page

Power saving modes

ST72321xx-Auto

68/243

Doc ID 13829 Rev 1

Figure 28.

Halt mode flowchart

WDGHALT is an option bit. See Section 21.1.1: Flash configuration on page 223 for more details.

Peripheral clocked with an external clock source can still be active.

Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to

Table 20: Interrupt mapping for more details.

Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are

set to the current software priority level of the interrupt routine and recovered when the CC register is

popped.

HALT INSTRUCTION

RESET

INTERRUPT (3)

CPU

OSCILLATOR

PERIPHERALS (2)

I[1:0] BITS

OFF

FETCH RESET VECTOR

OR SERVICE INTERRUPT

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

OFF

XX (4)

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

XX (4)

256 OR 4096 CPU CLOCK

DELAY

WATCHDOG

ENABLE

DISABLE

WDGHALT (1)

WATCHDOG

RESET

(MCCSR.OIE = 0)

CYCLE

ST72321R7-Auto Datasheet(PDF) 68 Page - STMicroelectronics

ST72321R7-Auto Datasheet(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL