| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TMS320VC5421 Datasheet(PDF) 73 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5421 Datasheet(HTML) 73 Page - Texas Instruments |
|
73 / 104 page ![]() Electrical Specifications 73 December 1999 − Revised October 2008 SPRS098D 5.9 Externally Generated Wait States 5.9.1 I/O Port Read and Write With Externally Generated Wait States The following timing requirements table assumes testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5−10 and Figure 5−11). Table 5−14. Externally Generated Wait States Timing Requirements† MIN MAX UNIT tsu(RDY) Setup time, READY before CLKOUT low 8 ns th(RDY) Hold time, READY after CLKOUT low 0 ns tv(RDY)IOSTRB Valid time, READY after IOSTRB low‡ 3H−9 ns th(RDY)IOSTRB Hold time, READY after IOSTRB low‡ 3H ns † The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states using READY, at least two software wait states must be programmed. ‡ These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT. tsu(RDY) IOSTRB READY PPA[18:0] CLKOUT th(RDY) Wait State Generated by READY Wait States Generated Internally tv(RDY)IOSTRB th(RDY)IOSTRB Figure 5−10. I/O Port Read With Externally Generated Wait States |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |