| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TNETV6446AINZWT Datasheet(PDF) 166 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT Datasheet(HTML) 166 Page - Texas Instruments |
|
166 / 227 page ![]() PCLK 2 1 3 4 4 TMS320DM6446 SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 www.ti.com 6.13.1.6 VPFE Electrical Data/Timing Table 6-53. Timing Requirements for VPFE PCLK Master/Slave Mode (see Figure 6-46) A-513, -594, NO. UNIT -810 MIN MAX (A-513 and -594 devices) 10.204 or 13.33(1) ns 1 tc(PCLK) Cycle time, PCLK (-810 devices) 9.25 or 13.33(1) ns 2 tw(PCLKH) Pulse duration, PCLK high 4.4 ns 3 tw(PCLKL) Pulse duration, PCLK low 4.4 ns 4 tt(PCLK) Transition time, PCLK 3 ns (1) When PCLK sources the clock for both the VPFE and VPBE, the minimum cycle time of 13.33 ns (specified in Table 6-60, Timing Requirements for VPBE CLK Inputs for VPBE) must be met. When PCLK sources the clock for only the VPFE, a minimum cycle time of 10.2 ns may be used for A-513 and -594 devices and a minimum cycle time of 9.25 ns may be used for -810 devices. Figure 6-46. VPFE PCLK Timing Table 6-54. Timing Requirements for VPFE (CCD) Slave Mode(1) (see Figure 6-47) A-513, -594, NO. UNIT -810 MIN MAX 5 tsu(CCDV-PCLK) Setup time, CCD valid before PCLK edge 3 ns 6 th(PCLK-CCDV) Hold time, CCD valid after PCLK edge 2 ns 7 tsu(HDV-PCLK) Setup time, HD valid before PCLK edge 3 ns 8 th(PCLK-HDV) Hold time, HD valid after PCLK edge 2 ns 9 tsu(VDV-PCLK) Setup time, VD valid before PCLK edge 3 ns 10 th(PCLK-VDV) Hold time, VD valid after PCLK edge 2 ns 11 tsu(C_WEV-PCLK) Setup time, C_WE valid before PCLK edge 3 ns 12 th(PCLK-C_WEV) Hold time, C_WE valid after PCLK edge 2 ns 13 tsu(C_FIELDV-PCLK) Setup time, C_FIELD valid before PCLK edge 3 ns 14 th(PCLK-C_FIELDV) Hold time, C_FIELD valid after PCLK edge 2 ns (1) The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced. 166 Peripheral and Electrical Specifications Copyright © 2005–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |