| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STMPE321QTR Datasheet(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STMPE321QTR Datasheet(HTML) 19 Page - STMicroelectronics |
|
19 / 40 page ![]() STMPE321 Interrupt controller module Doc ID 15791 Rev 3 19/40 INT_EN Interrupt enable register Address: 0x09 Type: R/W Reset: 0x01 Description: This register is used to enable the interruption from a system related interrupt source to the host. Writing ‘1’ in this register enables the corresponding interrupt event to generate interrupt signal at the INT pin. Note that even if the interrupt is not enabled, an interrupt event is still reflected in the interrupt status register. 76 543 2 1 0 GPIO RESERVED GEN FIFO POR [7] GPIO: One or more level transition in enabled GPIOs [6:3] RESERVED Must be set to ‘0’ at all times. [2] GEN: System INT (A2I, I2A, EOC) [1] FIFO: Data available in FIFO. This interrupt can be cleared only if FIFO is empty. [0] POR: Power-on reset |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |