| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
OMAP3530ECBBLPD Datasheet(PDF) 139 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBBLPD Datasheet(HTML) 139 Page - Texas Instruments |
|
139 / 265 page ![]() sys_altclk ALT0 ALT1 ALT1 030-013 OMAP3530, OMAP3525 www.ti.com SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013 Table 4-9 details the input requirements of the input clock. Table 4-9. 48- or 54-MHz Input Clock Source Timing Requirements(1) (2) NAME DESCRIPTION MIN TYP MAX UNIT ALT0 1 / tc(altclk) Frequency, sys_altclk 48-, 54-, or up to 59- MHz MHz ALT1 tw(altclk) Pulse duration, sys_altclk low or 0.40 * tc(altclk) 0.60 * tc(altclk) ns high ALT2 tJ(altclk) Peak-to-peak jitter(1), sys_altclk –1% 1% ALT3 tR(altclk) Rise time, sys_altclk 10 ns ALT4 tF(altclk) Fall time, sys_altclk 10 ns ALT5 tJ(altclk) Frequency stability, sys_altclk ± 50 ppm (1) Peak-to-peak jitter is defined as the difference between the maximum and the minimum output periods on a statistical population of 300 period samples. The sinusoidal noise is added on top of the vdds supply voltage. (2) See Table 3-4, Electrical Characteristics, for sys_altclk VIH/VIL parameters. Figure 4-6. Alternate CMOS Clock Copyright © 2008–2013, Texas Instruments Incorporated CLOCK SPECIFICATIONS 139 Submit Documentation Feedback Product Folder Links: OMAP3530 OMAP3525 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |