AT89C51CC03U-RDTIM datasheet(47/195 Pages) ATMEL

No. de pieza	AT89C51CC03U-RDTIM

Descripción Electrónicos	Enhanced 8-bit MCU with CAN Controller and Flash Memory

PDF	195 Pages

Scroll/Zoom	100%

Fabricante Electrónico	ATMEL [ATMEL Corporation]

Página de inicio	http://www.atmel.com

Logo

47 / 195 page

AT89C51CC03

4182I–CAN–06/05

Overview of FM0

Operations

Flash Registers (SFR)

The CPU interfaces to the flash memory through the FCON register, AUXR1 register

and FSTA register.

These registers are used to map the column latches, HSB, extra row and EEDATA in

the working data or code space.

FCON Register

Table 13. FCON Register

FCON Register (S:D1h)

Flash Control Register

Reset Value= 0000 0000b

543

210

FPL3

FPL2

FPL1

FPL0

FPS

FMOD1

FMOD0

FBUSY

Bit

Number

Bit

Mnemonic Description

7-4

FPL3:0

Programming Launch Command Bits

Write 5Xh followed by AXh to launch the programming according to FMOD1:0.

(see Table 16.)

3FPS

Flash Map Program Space

When this bit is set:

The MOVX @DPTR, A instruction writes in the columns latches space

When this bit is cleared:

The MOVX @DPTR, A instruction writes in the regular XDATA memory space

2-1

FMOD1:0

Flash Mode

See Table 16.

FBUSY

Flash Busy

Set by hardware when programming is in progress.

Clear by hardware when programming is done.

Can not be changed by software.

AT89C51CC03U-RDTIM Datasheet(PDF) 47 Page - ATMEL Corporation

AT89C51CC03U-RDTIM Datasheet(HTML) 47 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL