CS7808 datasheet(34/52 Pages) CIRRUS

34 / 52 page

CS7808

6.1

Pin Assignments

Table 16 lists the pin number, pin name, and pin type for the 208 pin CS7808 package. The primary func-

tion and pin direction is shown for all signal pins. For some signal pins, a secondary function and direction

are also shown. For pins having more than one function, the primary function is chosen when the chip is

reset.

Name

Type

Primary Function

Dir

Secondary Function

Dir

Note

VDD_PLL

Pwr

PLL Power 2.5V

M_A_11

SDRAM Address[11]

ROM/NVRAM Address[11]

M_A_10

SDRAM Address[10]

ROM/NVRAM Address[10]

GPIO_D18

B4U

GenIOD[18]

System Clock PLL Bypass

M_A_9

SDRAM Address[9]

ROM/NVRAM Address[9]

M_A_8

SDRAM Address[8]

ROM/NVRAM Address8]

M_A_7

SDRAM Address[7]

ROM/NVRAM Address[7]

GPIO_D16

B4SU

GenIOD[16]

M_A_6

SDRAM Address[6]

ROM/NVRAM Address[6]

M_A_5

SDRAM Address[5]

ROM/NVRAM Address[5]

M_A_4

SDRAM Address[4]

ROM/NVRAM Address[4]

GPIO_D17

B4U

GenIOD[17]

M_A_3

SDRAM Address[3]

ROM/NVRAM Address[3]

M_A_2

SDRAM Address[2]

ROM/NVRAM Address[2]

M_A_1

SDRAM Address[1]

ROM/NVRAM Address[1]

M_A_0

SDRAM Address[0]

ROM/NVRAM Address[0]

GPIO_D19

B4U

GenIOD[19]

Memory Clock PLL Bypass

VSS_IO

Gnd

I/O Ground

M_CKO

SDRAM Clock

VDD_IO

Pwr

I/O Power 3.3V

M_BS_N

SDRAM Bank Select

M_CKE

SDRAM Clock Enable

GenioMis(7)

M_AP

SDRAM Auto Pre-charge

M_RAS_N

SDRAM Row Strobe

M_CAS_N

SDRAM Column Strobe

GPIO_D20

B4U

GenIOD[20]

M_WE_N

SDRAM Write Enable

M_DQM_0

SDRAM DQM[0]

M_DQM_1

SDRAM DQM[1]

GPIO_D0

B4U

GenIOD[0]

M_DQM_2

SDRAM DQM[2]

M_DQM_3

SDRAM DQM[3]

M_D_8

B8U

SDRAM Data[8]

ROM/NVRAM Data[8]

GPIO_D1

B4U

GenIOD[1]

Table 16. 208-Pin Package Assignments

CS7808 Datasheet(PDF) 34 Page - Cirrus Logic

CS7808 Datasheet(HTML) 34 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Descarga

Enlace URL