| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8778 Datasheet(PDF) 21 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8778 Datasheet(HTML) 21 Page - Wolfson Microelectronics plc |
|
21 / 50 page ![]() Product Preview WM8778 w PP Rev 1.7 June 2004 21 The MSB of the left channel ADC data is output on DOUT and changes on the same falling edge of ADCBCLK as the low to high ADCLRC transition and may be sampled on the rising edge of ADCBCLK. The right channel ADC data is contiguous with the left channel data (Figure 18). ADCLRC ADCBCLK DOUT Word Length (WL) 1/fs LEFT CHANNEL n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT CHANNEL NO VALID DATA 1 Figure 18 DSP Late Mode Timing Diagram – ADC Data Output In both early and late DSP modes, the left channel is always sent first, followed immediately by the right channel. No DACBCLK edges are allowed between the data words. CONTROL INTERFACE OPERATION The WM8778 is controlled by writing to registers through a serial control interface. A control word consists of 16 bits. The first 7 bits (B15 to B9) are address bits that select which control register is accessed. The remaining 9 bits (B8 to B0) are data bits, corresponding to the 9 bits in each control register. The control interface can operate as either a 3-wire or 2-wire MPU interface. The MODE pin selects the interface format, as shown in Table 10. MODE CONTROL MODE 0 2 wire software Z / midrail Hardware 1 3 wire software Table 10 Control Interface Selection via MODE Pin The control interface is 5V tolerant, meaning that the control interface input signals CE, CL and DI as well as MODE may have an input high level of 5V while DVDD is 3V. Input thresholds are determined by DVDD. 3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE In 3-wire mode, every rising edge of CL clocks in one data bit from the DI pin. A rising edge on CE latches in a complete control word consisting of the last 16 bits. The 3-wire interface protocol is shown in Figure 19. Figure 19 3-wire SPI Compatible Interface B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 DI CL CE control register address control register data bits latch |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |