 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8608 Datasheet(PDF) 11 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8608 Datasheet(HTML) 11 Page - Wolfson Microelectronics plc |
|
|
11 / 54 page  Product Preview WM8608 w PP Rev 1.5 March 2004 11 AUDIO INTERFACE TIMING – SLAVE MODE BCLK LRCLK t BCH t BCL t BCY DINFRONT DINSRND DINC_LFE DINREAR t LRSU t DS t LRH t DH Figure 3 Digital Audio Data Timing – Slave Mode Test Conditions AVDD, DVDD, BVDD = 3.3V, AGND, DGND, BGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information BCLK cycle time tBCY 50 ns BCLK pulse width high tBCH 20 ns BCLK pulse width low tBCL 20 ns BCLK rise/fall times 5 ns LRCLK set-up time to BCLK rising edge tLRSU 10 ns LRCLK hold time from BCLK rising edge tLRH 10 ns LRCLK rise/fall times 5 ns DINFRONT, DINSRND, DINC_LFE and DINREAR hold time from BCLK rising edge tDH 10 ns Table 5 Audio Interface Timing – Slave Mode Note: BCLK period should always be greater than or equal to MCLK period. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
