Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

WM8738ED Datasheet(PDF) 8 Page - Wolfson Microelectronics plc

No. de pieza WM8738ED
Descripción Electrónicos  24 BIT STEREO ADC
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8738ED Datasheet(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8738ED Datasheet HTML 4Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 5Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 6Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 7Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 8Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 9Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 10Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 11Page - Wolfson Microelectronics plc WM8738ED Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 15 page
background image
WM8738
Production Data
w
PD Rev 4.3 November 2004
8
DIGITAL AUDIO INTERFACE TIMING
M CLK
t
MCLKH
t
MCLKY
t
MCLKL
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD = 5.0V, AGND = 0V, DVDD = 3.3V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK System clock pulse width high
TMCLKH
10
ns
MCLK System clock pulse width low
TMCLKL
10
ns
MCLK System clock cycle time
TMCLKY
27
ns
BCLK
LRCLK
t
BCH
t
BCL
t
BCY
SDATO
t
LRS U
t
LRH
t
DD
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD = 5.0V, AGND = 0V, DVDD = 3.3V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCLK cycle time
tBCY
80
ns
BCLK pulse width high
tBCH
40
ns
BCLK pulse width low
tBCL
40
ns
LRCLK set-up time to BCLK
rising edge
tLRSU
10
ns
LRCLK hold time from
BCLK rising edge
tLRH
10
ns
SDATO propagation delay
from BCLK falling edge
tDD
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com