| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
8P34S2108NLGI Datasheet(PDF) 12 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
8P34S2108NLGI Datasheet(HTML) 12 Page - Integrated Device Technology |
|
12 / 20 page ![]() 12 ©2016 Integrated Device Technology, Inc. October 20, 2016 8P34S2108 Datasheet 1.8V Differential Clock Input Interface The CLK /nCLK accepts LVDS, LVPECL and other differential signals. The differential input signal must meet both the VPP and VCMR input requirements. Figure 4 to Figure 6 show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements. Figure 4. Differential Input Driven by an LVDS Driver - DC Coupling Figure 5. Differential Input Driven by an LVDS Driver - AC Coupling Figure 6. Differential Input Driven by an LVPECL Driver - AC Coupling |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |