| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
GL811USB Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
GL811USB Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers |
|
7 / 36 page ![]() GL811USB – USB 2.0 to ATA / ATAPI Bridge Controller ©2000-2002 Genesys Logic Inc.—All rights reserved. Page 6 3.2.8 FIFOs Control FIFO is used as Control Read / Write FIFO. TXFIFO0 / TXFIFO1 are two sets of 512-byte ping-pong FIFO for Bulk Read endpoint. It buffers data from IDE engine, and re-direct to USB SIE logic. RXFIFO0 / RXFIFO1 are two sets of 512-byte ping-pong FIFO for Bulk Write endpoint. It buffers data from USB SIE logic, and re-direct to IDE engine. 3.2.9 Control Registers Control Register configures GL811USB to proper operation. For example, CPU can set register to generate wakeup event, enter suspend, transmits proper USB packet to host. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |