Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

MT9072AB Datasheet(PDF) 152 Page - Zarlink Semiconductor Inc

No. de pieza MT9072AB
Descripción Electrónicos  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ZARLINK [Zarlink Semiconductor Inc]
Página de inicio  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 152 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 148Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 149Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 150Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 151Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 152Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 153Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 154Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 155Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 156Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 275 page
background image
MT9072
Data Sheet
152
Zarlink Semiconductor Inc.
2F0EM
(0)
Framer 0 Elastic Mask. This is the mask bit for the F0EVS status bit in the Interrupt Vector
Register (address 910). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
1F0RM
(0)
Framer 0 Rx Line Mask. This is the mask bit for the F0RVS status bit in the Interrupt Vector
Register(address 910). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
0F0SM
(0)
Framer 0 Sync and Overflow Mask. This is the mask bit for the F0SVS status bit in the Interrupt
Vector Register (address 910). If this mask bit is one, the corresponding Interrupt Vector status bit
will remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
Bit
Name
Functional Description
15
F7HM
(0)
Framer 7 HDLC Mask. This is the mask bit for the F7HVS status bit in the Interrupt Vector
Register (address 910). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
14
F7EM
(0)
Framer 7 Elastic Mask. This is the mask bit for the F7EVS status bit in the Interrupt Vector
Register(address 911). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
13
F7RM
(0)
Framer 7 Rx Line Mask. This is the mask bit for the F7RVS status bit in the Interrupt Vector
Register (address 911). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
12
F7SM
(0)
Framer 7 Sync and Overflow Mask. This is the mask bit for the F7SVS status bit in the Interrupt
Vector Register(address 911). If this mask bit is one, the corresponding Interrupt Vector status bit
will remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
11
F6HM
(0)
Framer 6 HDLC Mask. This is the mask bit for the F6HVS status bit in the Interrupt Vector
Register (address 910). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
10
F6EM
(0)
Framer 6 Elastic Mask. This is the mask bit for the F6EVS status bit in the Interrupt Vector
Register (address 911). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
9F6RM
(0)
Framer 6 Rx LineMask. This is the mask bit for the F6RVS status bit in the Interrupt Vector
Register (address 911). If this mask bit is one, the corresponding Interrupt Vector status bit will
remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will
function normally.
Table 122 - Interrupt Vector 2 Mask Register (Address 903) (T1)
Bit
Name
Functional Description
Table 121 - Interrupt Vector 1 Mask Register (Address 902) (T1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com