AT89C5131-RDTIL datasheet(23/176 Pages) ATMEL

23 / 176 page

AT89C5131

4136B–USB–09/03

Table 29. CKCON1 (S:AFh)

Clock Control Register 1

Reset Value = 0000 0000b

Table 30. PLLCON (S:A3h)

PLL Control Register

Reset Value = 0000 0000b

Table 31. PLLDIV (S:A4h)

PLL Divider Register

Reset Value = 0000 0000

765

43210

-------

SPIX2

Bit Number

Bit

Mnemonic Description

7-1

Reserved

The value read from this bit is always 0. Do not set this bit.

SPIX2

SPI Clock

This control bit is validated when the CPU clock X2 is set. When X2 is low,

this bit has no effect.

Clear to select 6 clock periods per peripheral clock cycle.

Set to select 12 clock periods per peripheral clock cycle.

765

43210

-----

EXT48

PLLEN

PLOCK

Bit Number

Bit

Mnemonic Description

7-3

Reserved

The value read from this bit is always 0. Do not set this bit.

2EXT48

External 48 MHz Enable Bit

Set this bit to bypass the PLL and disable the crystal oscillator.

Clear this bit to select the PLL output as USB clock and to enable the crystal

oscillator.

PLLEN

PLL Enable Bit

Set to enable the PLL.

Clear to disable the PLL.

0PLOCK

PLL Lock Indicator

Set by hardware when PLL is locked.

Clear by hardware when PLL is unlocked.

765

43210

Bit Number

Bit

Mnemonic Description

7-4

R3:0

PLL R Divider Bits

3-0

N3:0

PLL N Divider Bits

AT89C5131-RDTIL Datasheet(PDF) 23 Page - ATMEL Corporation

AT89C5131-RDTIL Datasheet(HTML) 23 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL