Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

DP83902AVF Datasheet(PDF) 60 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No. de pieza DP83902AVF
Descripción Electrónicos  ST-NICTM Serial Network Interface Controller for Twisted Pair
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NSC [National Semiconductor (TI)]
Página de inicio  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83902AVF Datasheet(HTML) 60 Page - National Semiconductor (TI)

Back Button DP83902AVF Datasheet HTML 56Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 57Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 58Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 59Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 60Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 61Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 62Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 63Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 64Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 70 page
background image
150 Switching Characteristics AC Specs DP83902A Note All Timing is Preliminary (Continued)
Wait State Insertion
TLF11157 – 41
Symbol
Parameter
Min
Max
Units
ews
External Wait Setup to T3 0Clock (Note 1)
10
ns
ewr
External Wait Release Time (Note 1)
15
ns
Note 1
The addition of wait states affects the count of deserialized bytes and is limited to a number of bus clock cycles depending on the bus clock and network
rates The allowable wait states are found in the table below (Assumes 10 Mbitsec data rate)
BSCK (MHz)
Max
of Wait States
Byte Transfer
Word Transfer
80
1
10
0
1
12
1
2
14
1
2
16
1
3
18
2
3
20
2
4
Table assumes 10 MHz network clock
The number of allowable wait states in byte mode can be
calculated using
W(byte mode) e
 8tnw
45 tbsck
b
1
J
W
e
Number of Wait States
tnw
e
Network Clock Period
tbsck
e
BSCK Period
The number of allowable wait states in word mode can be
calculated using
W(word mode) e
 5tnw
2 tbsck
b
1
J
60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com