CLC5903VLASLASHNOPB datasheet(7/31 Pages) TI1

7 / 31 page

www.national.com

CLC5903VLA Pinout

Pin Descriptions

Signal

PQFP Pin

FBGA Pin

Description

MASTER RESET, Active low

Resets all registers within the chip. ASTROBE and BSTROBE are asserted during

MR.

AIN[13:0],

BIN[13:0]

4:10,12:18,

22:28,

30:36

D3,A1,C2,

B1,E4,D2,

C1,E3,D1,

F4,F3,E1,

E2,G4;

G2,G3,H2,

H1,H3,J2,

J1,J3,H4,

K1,J4,K2,

L1,K3

INPUT DATA, Active high

2’s complement input data. AIN[13] and BIN[13] are the MSBs. The data is clocked

into the chip on the rising edge of the corresponding clock (CKA, CKB). The

CLC595X connects directly to these input pins with no additional logic. Tie unused

input bits low.

124

125

127

126

128

121

122

123

117

119

120

VSS

TMS

116

118

TCK

TDI

TDO

AGAIN[2]

AGAIN[0]

ASTROBE

VDDIO

AGAIN[1]

SCAN_EN

TRST

105

107

108

110

112

114

115

103

104

106

109

111

113

VDD

POUT_SEL[1]

VSSIO

POUT[1]

VDDIO

POUT[3]

POUT_SEL[0]

POUT_SEL[2]

POUT_EN

POUT[0]

POUT[2]

POUT[4]

VSS

A[1]

A[3]

A[2]

A[4]

A[5]

D[6]

VSSIO

VDDIO

D[7]

A[0]

VSS

VDD

BSTROBE

BGAIN[1]

A[6]

A[7]

VSSIO

BGAIN[0]

BGAIN[2]

VDDIO

CLC5903VLA

Dual Digital Tuner / AGC

(Top View)

Figure 4. CLC5903VLA PQFP Pinout

CLC5903VLA/NOPB Datasheet(PDF) 7 Page - Texas Instruments

CLC5903VLA/NOPB Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Datasheet Descarga

Enlace URL