| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MPC875EC Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC875EC Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc |
|
16 / 84 page ![]() MPC875/MPC870 Hardware Specifications, Rev. 3.0 16 PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE Freescale Semiconductor Bus Signal Timing Table 10 provides the bus operation timing for the MPC875/870 at 33, 40, 66, and 80 MHz. The timing for the MPC875/870 bus shown assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay Table 9. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode) Part Frequency 66 MHz 80 MHz 133 MHz Min Max Min Max Min Max Core frequency 40 66.67 40 80 40 133 Bus frequency 20 33.33 20 40 20 66 Table 10. Bus Operation Timings Num Characteristic 33 MHz 40 MHz 66 MHz 80 MHz Unit Min Max Min Max Min Max Min Max B1 Bus period (CLKOUT), see Table 8 ———————— ns B1a EXTCLK to CLKOUT phase skew - If CLKOUT is an integer multiple of EXTCLK, then the rising edge of EXTCLK is aligned with the rising edge of CLKOUT. For a non-integer multiple of EXTCLK, this synchronization is lost, and the rising edges of EXTCLK and CLKOUT have a continuously varying phase skew. –2 +2 –2 +2 –2 +2 –2 +2 ns B1b CLKOUT frequency jitter peak-to-peak — 1 — 1 — 1 — 1 ns B1c Frequency jitter on EXTCLK — 0.50 — 0.50 — 0.50 — 0.50 % B1d CLKOUT phase jitter peak-to-peak for OSCLK ≥ 15 MHz —4 —4 —4 —4 ns CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz —5 —5 —5 —5 ns B2 CLKOUT pulse width low (MIN = 0.4 × B1, MAX = 0.6 × B1) 12.1 18.2 10.0 15.0 6.1 9.1 5.0 7.5 ns B3 CLKOUT pulse width high (MIN = 0.4 × B1, MAX = 0.6 × B1) 12.1 18.2 10.0 15.0 6.1 9.1 5.0 7.5 ns B4 CLKOUT rise time — 4.00 — 4.00 — 4.00 — 4.00 ns B5 CLKOUT fall time — 4.00 — 4.00 — 4.00 — 4.00 ns B7 CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31) output hold (MIN = 0.25 × B1) 7.60 — 6.30 — 3.80 — 3.13 — ns B7a CLKOUT to TSIZ(0:1), REG, RSV, BDIP, PTR output hold (MIN = 0.25 × B1) 7.60 — 6.30 — 3.80 — 3.13 — ns B7b CLKOUT to BR, BG, FRZ, VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), STS output hold (MIN = 0.25 × B1) 7.60 — 6.30 — 3.80 — 3.13 — ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |