PIC16F876ATISLASHML datasheet(29/234 Pages) MICROCHIP

29 / 234 page

 2003 Microchip Technology Inc.

DS39582B-page 27

PIC16F87XA

2.2.2.6

PIE2 Register

The PIE2 register contains the individual enable bits for

the CCP2 peripheral interrupt, the SSP bus collision

interrupt, EEPROM write operation interrupt and the

comparator interrupt.

PIE2 REGISTER (ADDRESS 8Dh)

Note:

Bit PEIE (INTCON<6>) must be set to

enable any peripheral interrupt.

U-0

R/W-0

U-0

R/W-0

U-0

R/W-0

—CMIE

—

EEIE

BCLIE

—

CCP2IE

bit 7

bit 0

bit 7

Unimplemented: Read as ‘0’

bit 6

CMIE: Comparator Interrupt Enable bit

= Enables the comparator interrupt

= Disable the comparator interrupt

bit 5

Unimplemented: Read as ‘0’

bit 4

EEIE: EEPROM Write Operation Interrupt Enable bit

= Enable EEPROM write interrupt

= Disable EEPROM write interrupt

bit 3

BCLIE: Bus Collision Interrupt Enable bit

= Enable bus collision interrupt

= Disable bus collision interrupt

bit 2-1

Unimplemented: Read as ‘0’

bit 0

CCP2IE: CCP2 Interrupt Enable bit

= Enables the CCP2 interrupt

= Disables the CCP2 interrupt

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

PIC16F876ATI/ML Datasheet(PDF) 29 Page - Microchip Technology

PIC16F876ATI/ML Datasheet(HTML) 29 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL