ADA8282 datasheet(6/27 Pages) AD

6 / 27 page

AD8283

Data Sheet

Rev. C | Page 6 of 27

SWITCHING SPECIFICATIONS

AVDD18x = 1.8 V, AVDD33x = 3.3 V, DVDD18x = 1.8 V, DVDD33x = 3.3 V, 1.024 V internal ADC reference, fIN = 2.5 MHz, fSAMPLE =

72 MSPS, RS = 50 Ω, LNA + PGA gain = 34 dB, LPF cutoff = fSAMPLECH/4, full channel mode, 12-bit operation, temperature = −40°C to

+105°C, unless otherwise noted.

Table 4.

Parameter1

Temperature

Min

Typ

Max

Unit

CLOCK

Clock Rate

Full

MSPS

Clock Pulse Width High (tEH) at 72 MSPS

Full

6.94

Clock Pulse Width Low (tEL) at 72 MSPS

Full

6.94

Clock Pulse Width High (tEH) at 40 MSPS

Full

12.5

Clock Pulse Width Low (tEL) at 40 MSPS

Full

12.5

OUTPUT PARAMETERS

Propagation Delay (tPD) at 72 MSPS

Full

1.5

2.5

5.0

Rise Time (tR)

Full

1.9

Fall Time (tF)

Full

1.2

Data Set-Up Time (tDS) at 72 MSPS

Full

9.0

10.0

11.0

Data Hold Time (tDH) at 72 MSPS

Full

1.5

4.0

5.0

Data Set-Up Time (tDS) at 40 MSPS

Full

21.5

22.5

23.5

Data Hold Time (tDH) at 40 MSPS

Full

1.5

4.0

5.0

Pipeline Latency

Full

Clock cycles

1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.

N –1

INAx

N – 7

N – 6

N – 5

N – 4

N – 3

N – 2

N – 1

CLK–

CLK+

D[11:0]

tPD

tEH

tEL

tDS

tDH

Figure 2. Timing Definitions for Switching Specifications

ADA8282 Datasheet(PDF) 6 Page - Analog Devices

ADA8282 Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Datasheet Descarga

Enlace URL