Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

HDM8513 Datasheet(PDF) 55 Page - Hynix Semiconductor

No. de pieza HDM8513
Descripción Electrónicos  DVB/DSS Compliant Receiver
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  HYNIX [Hynix Semiconductor]
Página de inicio  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HDM8513 Datasheet(HTML) 55 Page - Hynix Semiconductor

Back Button HDM8513 Datasheet HTML 51Page - Hynix Semiconductor HDM8513 Datasheet HTML 52Page - Hynix Semiconductor HDM8513 Datasheet HTML 53Page - Hynix Semiconductor HDM8513 Datasheet HTML 54Page - Hynix Semiconductor HDM8513 Datasheet HTML 55Page - Hynix Semiconductor HDM8513 Datasheet HTML 56Page - Hynix Semiconductor HDM8513 Datasheet HTML 57Page - Hynix Semiconductor HDM8513 Datasheet HTML 58Page - Hynix Semiconductor HDM8513 Datasheet HTML 59Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 67 page
background image
55
6.2 Read Registers
ADDRESS (Hex)
00
Narrowband AGC Accumulator
The current value of the six bit AGC accumulator may be read from this
location.
01, 02, 03
Symbol Timing Frequency Accumulator
The current value of the 20 frequency accumulator in the symbol timing
loop filter may be read from these 3 locations. Bit 7 of address 01 is the
MSB and bit 4 of address 03 is the LSB.
04, 05, 06
Phase Tracking Frequency Accumulator
The current value of the 20 bit frequency accumulator in the carrier phase
loop filter may be read from these 3 locations. Bit 7 of address 04 is the
MSB and bit 4 of address 06 is the LSB.
07
QPSK Lock Status
Bit 0. QPSK Lock Flag
When this bit is set to one, the QPSK demodulator is phase locked.
08
Wide Band AGC Accumulator
This eight bit value represents the most significant bits of the accumulator
in the first order wideband AGC loop. This data only has meaning when
the wideband AGC is in Mode 0.
09, 0A
Sweep Frequency
The 16 bit sweep accumulator is available at this location. Bit 7 of address
09 is the MSB and bit 0 of address 0A is the LSB. Th e receiver frequency
is determined by adding the Sweep Frequency with the carrier frequency
accumulator (read addresses 04, 05 and 06) and the nominal carrier start
frequency (write addresses 04, 05 and 06).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com