Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

FT313HQ-R Datasheet(PDF) 52 Page - List of Unclassifed Manufacturers

No. de pieza FT313HQ-R
Descripción Electrónicos  Future Technology Devices International Ltd
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ETC2 [List of Unclassifed Manufacturers]
Página de inicio  
Logo ETC2 - List of Unclassifed Manufacturers

FT313HQ-R Datasheet(HTML) 52 Page - List of Unclassifed Manufacturers

Back Button FT313HQ-R Datasheet HTML 48Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 49Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 50Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 51Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 52Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 53Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 54Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 55Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 56Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 67 page
background image
Copyright © 2013 Future Technology Devices International Limited
52
Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.2
Clearance No.: FTDI# 318
6.4.2 DMA timing
DMA timing characteristics (Ambient Temperature = -40°C to +85°C)
Parameter
Description
Min
Max
Unit
Tsudreqdack
DREQ Set-up Time before DACK
Assertion
0
-
ns
Tddackdreq
DACK De-assertion to Next DREQ
Assertion Time
18
-
ns
Thdreqdack
DREQ Hold Time after Last Strobe
Assertion
-
35
ns
Trwp
RD_N/WR_N Pulse Width
40
-
ns
Toe
Data Valid Time after RD_N Assertion
8
-
ns
Trdh
Read Data Hold Time after RD_N De-
asserts
4
9
ns
Twdh
Write Data Hold Time after WR_N De-
assertion
0
-
ns
Tdadvh
Write Data Set-up Time before WR_N
De-assertion
6
-
ns
Tsudackrw
DACK Set-up Time before
RD_N/WR_N Assertion
0
-
ns
Trwdack
DACK De-assertion after RD_N/WR_N
De-assertion
0
-
ns
Tcyc
DMA Read/Write Cycle Time
80
-
ns
Table 6-13 DMA timing
DREQ
DACK
RD_N/
WR_N
DATA[15:0]
(read)
DATA[15:0]
(write)
Tsudreqdack
Tsudackrw
Trwp
Tcyc
Thdreqdack
Tddackdreq
Trwdack
Toe
Trdh
Tdadvh
Twdh
DATA1
DATA2
DATAn
Figure 6-7 DMA read and write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com