| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
EP2C8 Datasheet(PDF) 35 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP2C8 Datasheet(HTML) 35 Page - Altera Corporation |
|
35 / 168 page ![]() Altera Corporation 2–23 February 2007 Cyclone II Device Handbook, Volume 1 Cyclone II Architecture Global Clock Network Distribution Cyclone II devices contains 16 global clock networks. The device uses multiplexers with these clocks to form six-bit buses to drive column IOE clocks, LAB row clocks, or row IOE clocks (see Figure 2–14). Another multiplexer at the LAB level selects two of the six LAB row clocks to feed the LE registers within the LAB. Figure 2–14. Global Clock Network Multiplexers LAB row clocks can feed LEs, M4K memory blocks, and embedded multipliers. The LAB row clocks also extend to the row I/O clock regions. IOE clocks are associated with row or column block regions. Only six global clock resources feed to these row and column regions. Figure 2–15 shows the I/O clock regions. Clock [15 or 7..0] Row I/O Region IO_CLK [5..0] Column I/O Region IO_CLK [5..0] LAB Row Clock LABCLK[5..0] Global Clock Network |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |