Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

IO96NDB2V1 Datasheet(PDF) 130 Page - Microsemi Corporation

No. de pieza IO96NDB2V1
Descripción Electrónicos  ProASIC3L Low Power Flash FPGAs with Flash*Freeze Technology
PDF  242 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  MICROSEMI [Microsemi Corporation]
Página de inicio  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO96NDB2V1 Datasheet(HTML) 130 Page - Microsemi Corporation

Back Button IO96NDB2V1 Datasheet HTML 126Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 127Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 128Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 129Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 130Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 131Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 132Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 133Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 134Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 242 page
background image
ProASIC3L DC and Switching Characteristics
2-114
Revision 13
Timing Characteristics
1.5 V DC Core Voltage
1.2 V DC Core Voltage
Table 2-192 • Output Enable Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–1
Std. Units
tOECLKQ
Clock-to-Q of the Output Enable Register
0.45 0.53
ns
tOESUD
Data Setup Time for the Output Enable Register
0.32 0.37
ns
tOEHD
Data Hold Time for the Output Enable Register
0.00 0.00
ns
tOESUE
Enable Setup Time for the Output Enable Register
0.44 0.52
ns
tOEHE
Enable Hold Time for the Output Enable Register
0.00 0.00
ns
tOECLR2Q
Asynchronous Clear-to-Q of the Output Enable Register
0.68 0.80
ns
tOEPRE2Q
Asynchronous Preset-to-Q of the Output Enable Register
0.68 0.80
ns
tOEREMCLR Asynchronous Clear Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECCLR
Asynchronous Clear Recovery Time for the Output Enable Register
0.23 0.27
ns
tOEREMPRE Asynchronous Preset Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECPRE Asynchronous Preset Recovery Time for the Output Enable Register
0.23 0.27
ns
tOEWCLR
Asynchronous Clear Minimum Pulse Width for the Output Enable Register
0.19 0.22
ns
tOEWPRE
Asynchronous Preset Minimum Pulse Width for the Output Enable Register
0.19 0.22
ns
tOECKMPWH Clock Minimum Pulse Width High for the Output Enable Register
0.31 0.36
ns
tOECKMPWL Clock Minimum Pulse Width Low for the Output Enable Register
0.28 0.32
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
Table 2-193 • Output Enable Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
–1
Std. Units
tOECLKQ
Clock-to-Q of the Output Enable Register
0.59 0.70
ns
tOESUD
Data Setup Time for the Output Enable Register
0.42 0.49
ns
tOEHD
Data Hold Time for the Output Enable Register
0.00 0.00
ns
tOESUE
Enable Setup Time for the Output Enable Register
0.58 0.68
ns
tOEHE
Enable Hold Time for the Output Enable Register
0.00 0.00
ns
tOECLR2Q
Asynchronous Clear-to-Q of the Output Enable Register
0.89 1.04
ns
tOEPRE2Q
Asynchronous Preset-to-Q of the Output Enable Register
0.89 1.04
ns
tOEREMCLR Asynchronous Clear Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECCLR
Asynchronous Clear Recovery Time for the Output Enable Register
0.30 0.35
ns
tOEREMPRE Asynchronous Preset Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECPRE Asynchronous Preset Recovery Time for the Output Enable Register
0.30 0.35
ns
tOEWCLR
Asynchronous Clear Minimum Pulse Width for the Output Enable Register
0.19 0.22
ns
tOEWPRE
Asynchronous Preset Minimum Pulse Width for the Output Enable Register
0.19 0.22
ns
tOECKMPWH Clock Minimum Pulse Width High for the Output Enable Register
0.31 0.36
ns
tOECKMPWL Clock Minimum Pulse Width Low for the Output Enable Register
0.28 0.32
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com