| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD7682BCPZ Datasheet(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7682BCPZ Datasheet(HTML) 7 Page - Analog Devices |
|
7 / 32 page ![]() Data Sheet AD7682/AD7689 Rev. D | Page 7 of 32 TIMING SPECIFICATIONS VDD = 4.5 V to 5.5 V, VIO = 1.8 V to VDD, all specifications TMIN to TMAX, unless otherwise noted. Table 4. Parameter1 Symbol Min Typ Max Unit Conversion Time: CNV Rising Edge to Data Available tCONV 2.2 μs Acquisition Time tACQ 1.8 μs Time Between Conversions tCYC 4.0 μs Data Write/Read During Conversion tDATA 1.2 μs CNV Pulse Width tCNVH 10 ns SCK Period tSCK tDSDO + 2 ns SCK Low Time tSCKL 11 ns SCK High Time tSCKH 11 ns SCK Falling Edge to Data Remains Valid tHSDO 4 ns SCK Falling Edge to Data Valid Delay tDSDO VIO Above 2.7 V 18 ns VIO Above 2.3 V 23 ns VIO Above 1.8 V 28 ns CNV Low to SDO D15 MSB Valid tEN VIO Above 2.7 V 18 ns VIO Above 2.3 V 22 ns VIO Above 1.8 V 25 ns CNV High or Last SCK Falling Edge to SDO High Impedance tDIS 32 ns CNV Low to SCK Rising Edge tCLSCK 10 ns DIN Valid Setup Time from SCK Rising Edge tSDIN 5 ns DIN Valid Hold Time from SCK Rising Edge tHDIN 5 ns 1 See and for load conditions. Figure 2 Figure 3 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |