Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

PSD813F2 Datasheet(PDF) 107 Page - STMicroelectronics

No. de pieza PSD813F2
Descripción Electrónicos  Flash in-system programmable (ISP) peripherals
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F2 Datasheet(HTML) 107 Page - STMicroelectronics

Back Button PSD813F2 Datasheet HTML 103Page - STMicroelectronics PSD813F2 Datasheet HTML 104Page - STMicroelectronics PSD813F2 Datasheet HTML 105Page - STMicroelectronics PSD813F2 Datasheet HTML 106Page - STMicroelectronics PSD813F2 Datasheet HTML 107Page - STMicroelectronics PSD813F2 Datasheet HTML 108Page - STMicroelectronics PSD813F2 Datasheet HTML 109Page - STMicroelectronics PSD813F2 Datasheet HTML 110Page - STMicroelectronics PSD813F2 Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 128 page
background image
PSD8XXFX
AC/DC parameters
Doc ID 7833 Rev 7
107/128
tTHEH
R/W setup time to Enable
6
10
18
ns
tELTL
R/W hold time After Enable
0
0
0
ns
tAVPV
Address input valid to
Address output delay
(5)
20
25
30
ns
1.
Any input used to select an internal PSD function.
2.
RD timing has the same timing as DS, LDS, and UDS signals.
3.
RD and PSEN have the same timing.
4.
RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
5.
In multiplexed mode, latched addresses generated from ADIO delay to address output on any port.
Table 56.
READ timing (5 V devices) (continued)
Symbol
Parameter
Conditions
-70
-90
-15
Turbo
off
Unit
Min Max Min Max Min
Max
Table 57.
READ timing (3 V devices)
Symbol
Parameter
Conditions
-12
-15
-20
Turbo
off
Unit
Min Max Min
Max
Min Max
tLVLX
ALE or AS pulse width
26
26
30
ns
tAVLX
Address setup time
(1)
910
12
ns
tLXAX
Address hold time
(1)
912
14
ns
tAVQV
Address valid to data valid
(1)
120
150
200
+ 20
ns
tSLQV
CS valid to data valid
120
150
200
ns
tRLQV
RD to data valid 8-bit bus
(2)
35
35
40
ns
RD or PSEN to data valid 8-bit bus,
8031, 80251
(3)
45
50
55
ns
tRHQX
RD data hold time
(4)
00
0
ns
tRLRH
RD pulse width
38
40
45
ns
tRHQZ
RD to data high-Z
(4)
38
40
45
ns
tEHEL
E pulse width
40
45
52
ns
tTHEH
R/W setup time to enable
15
18
20
ns
tELTL
R/W hold time after enable
0
0
0
ns
tAVPV
Address input valid to
address output delay
(5)
33
35
40
ns
1.
Any input used to select an internal PSD function.
2.
RD timing has the same timing as DS, LDS, and UDS signals.
3.
RD and PSEN have the same timing for 8031.
4.
RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
5.
In multiplexed mode latched address generated from ADIO delay to address output on any port.
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com