Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

PSD813F2 Datasheet(PDF) 102 Page - STMicroelectronics

No. de pieza PSD813F2
Descripción Electrónicos  Flash in-system programmable (ISP) peripherals
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F2 Datasheet(HTML) 102 Page - STMicroelectronics

Back Button PSD813F2 Datasheet HTML 98Page - STMicroelectronics PSD813F2 Datasheet HTML 99Page - STMicroelectronics PSD813F2 Datasheet HTML 100Page - STMicroelectronics PSD813F2 Datasheet HTML 101Page - STMicroelectronics PSD813F2 Datasheet HTML 102Page - STMicroelectronics PSD813F2 Datasheet HTML 103Page - STMicroelectronics PSD813F2 Datasheet HTML 104Page - STMicroelectronics PSD813F2 Datasheet HTML 105Page - STMicroelectronics PSD813F2 Datasheet HTML 106Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 128 page
background image
AC/DC parameters
PSD8XXFX
102/128
Doc ID 7833 Rev 7
tARD
CPLD array
delay
Any macrocell
11
16
22
+ 2
ns
tMIN
Minimum clock
period(2)
tCH+tCL
12
20
30
ns
1.
Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount.
2.
CLKIN (PD1) tCLCL = tCH + tCL.
Table 50.
CPLD macrocell Synchronous clock mode timing (5 V devices) (continued)
Symbol
Parameter
Conditions
-70
-90
-15
Fast
PT
Aloc
Turbo
off
Slew
rate
(1)
Unit
Min
Max
Min
Max
Min
Max
Table 51.
CPLD macrocell synchronous clock mode timing (3 V devices)
Symbol
Parameter
Conditions
-12
-15
-20
PT
Aloc
Turbo
off
Slew
rate
(1)
Unit
Min Max Min
Max
Min Max
fMAX
Maximum
frequency
External feedback
1/(tS+tCO)
22.2
18.8
15.8
MHz
Maximum
frequency
Internal feedback
(fCNT)
1/(tS+tCO–10)
28.5
23.2
18.8
MHz
Maximum
frequency
Pipelined data
1/(tCH+tCL)
40.0
33.3
31.2
MHz
tS
Input setup time
20
25
30
+ 4
+ 20
ns
tH
Input hold time
0
0
0
ns
tCH
Clock high time
Clock input
15
15
16
ns
tCL
Clock low time
Clock input
10
15
16
ns
tCO
Clock to output
delay
Clock input
25
28
33
– 6
ns
tARD
CPLD array delay
Any macrocell
25
29
33
+ 4
ns
tMIN
Minimum clock
period(2)
tCH+tCL
25
29
32
ns
1.
Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount.
2.
CLKIN (PD1) tCLCL = tCH + tCL.
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com