| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MP2209 Datasheet(PDF) 11 Page - Monolithic Power Systems |
|
|
|||||||||||||||||||||||||||||
MP2209 Datasheet(HTML) 11 Page - Monolithic Power Systems |
|
11 / 12 page ![]() MP2209 – 16V, 2A, 600KHz SYNCHRONOUS STEP-DOWN CONVERTER MP2209 Rev. 1.01 www.MonolithicPower.com 11 7/11/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. Output Capacitor Selection The output capacitor keeps output voltage ripple small and ensures regulation loop stable. The output capacitor impedance shall be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. If electrolytic capacitor is used, pay attention to output ripple voltage, extra heating, and the selection of feedback resistor R1 (refer to “Output Voltage Setting” section) due to large ESR of electrolytic capacitor. PCB Layout Guide PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow the guidelines as follows. Here, the typical application circuit is taken as an example to illustrate the layout rules should be followed. 1) For MP2209, a PCB layout with >=4 layers is recommended. 2) The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces. 3) Two input ceramic capacitors (2 x (10μF~22μF)) are strongly recommended to be placed on both sides of the MP2209DL package and keep them as close as possible to the “IN” and “GND” pins. 4) A RC (see the typical application circuit, R4=10Ω, C4=1μF ceramic capacitor) low pass filter is recommended for VCC supply. C4 must be placed as close as possible to “VCC” pin and “GND” pin. 5) The external feedback resistors shall be placed next to the FB pin. Keep the FB trace as short as possible. 6) Keep the switching node SW short and away from the feedback network. Top layer Inner layer-1 Inner layer-2 Bottom layer Figure 2―PCB Layout (Four Layers) |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |