GD82541PI datasheet(28/46 Pages) INTEL

No. de pieza	GD82541PI

Descripción Electrónicos	82541 Family of Gigabit Ethernet Controllers

PDF	46 Pages

Scroll/Zoom	100%

Fabricante Electrónico	INTEL [Intel Corporation]

Página de inicio	http://www.intel.com

Logo

28 / 46 page

82541(PI/GI/EI) — Networking Silicon

NOTES:

1. Output timing measurements are as shown.

2. REQ# and GNT# signals are point-to-point and have different output valid delay and input setup times than

bussed signals. GNT# has a setup of 10 ns; REQ# has a setup of 12 ns. All other signals are bussed.

3. Input timing measurements are as shown.

Figure 4. AC Test Loads for General Output Pins

Table 18. PCI Bus Interface Timing Parameters

Symbol

Parameter

PCI 66MHz

PCI 33 MHz

Units

MinMax

TVAL

CLK to signal valid delay: bussed

signals

TVAL(ptp)

CLK to signal valid delay: point-

to-point signals

TON

Float to active delay

TOFF

Active to float delay

TSU

Input setup time to CLK: bussed

signals

TSU(ptp)

Input setup time to CLK: point-to-

point signals

10, 12

Input hold time from CLK

0.6 Vcc

0.2 Vcc

0.5 Vcc

0.4 Vcc

0.3 Vcc

Tcyc

0.4 Vcc p-to-p

(minimum)

3.3 V Clock

GD82541PI Datasheet(PDF) 28 Page - Intel Corporation

GD82541PI Datasheet(HTML) 28 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Descarga

Enlace URL