M68HC08 datasheet(57/332 Pages) FREESCALE

57 / 332 page

MC68HC908JB16 — Rev. 1.1

Technical Data

Freescale Semiconductor

Random-Access Memory (RAM)

Technical Data — MC68HC908JB16

Section 3. Random-Access Memory (RAM)

3.1 Contents

3.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

3.3

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

3.2 Introduction

This section describes the 384 bytes of RAM (random-access memory).

3.3 Functional Description

Addresses $0080 through $01FF are RAM locations. The location of the

stack RAM is programmable. The 16-bit stack pointer allows the stack to

be anywhere in the 64K-byte memory space.

NOTE:

For correct operation, the stack pointer must point only to RAM

locations.

Within page zero are 128 bytes of RAM. Because the location of the

stack RAM is programmable, all page zero RAM locations can be used

for I/O control and user data or code. When the stack pointer is moved

from its reset location at $00FF out of page zero, direct addressing mode

instructions can efficiently access all page zero RAM locations. Page

zero RAM, therefore, provides ideal locations for frequently accessed

global variables.

Before processing an interrupt, the CPU uses five bytes of the stack to

save the contents of the CPU registers.

NOTE:

For M6805 compatibility, the H register is not stacked.

M68HC08 Datasheet(PDF) 57 Page - Freescale Semiconductor, Inc