| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MPC875CVR133 Datasheet(PDF) 52 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC875CVR133 Datasheet(HTML) 52 Page - Freescale Semiconductor, Inc |
|
52 / 84 page ![]() MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4 52 Freescale Semiconductor CPM Electrical Characteristics Figure 48. SI Receive Timing Diagram with Normal Clocking (DSC = 0) 83a L1RCLKB, L1TCLKB width high (DSC = 1)3 P + 10 — ns 84 L1CLKB edge to L1CLKOB valid (DSC = 1) — 30.00 ns 85 L1RQB valid before falling edge of L1TSYNCB4 1.00 — L1TCLK 86 L1GRB setup time2 42.00 — ns 87 L1GRB hold time 42.00 — ns 88 L1CLKB edge to L1SYNCB valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0) —0.00 ns 1 The ratio SYNCCLK/L1RCLKB must be greater than 2.5/1. 2 These specs are valid for IDL mode only. 3 Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns. 4 These strobes and TxD on the first bit of the frame become valid after the L1CLKB edge or L1SYNCB, whichever comes later. Table 21. SI Timing (continued) Num Characteristic All Frequencies Unit Min Max L1RXDB (Input) L1RCLKB (FE = 0, CE = 0) (Input) L1RCLKB (FE = 1, CE = 1) (Input) L1RSYNCB (Input) L1ST(2–1) (Output) 71 72 70 71a RFSD=1 75 73 74 77 78 76 79 BIT0 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |