Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

MPC8260EC Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

No. de pieza MPC8260EC
Descripción Electrónicos  PowerQUICC II Integrated Communications Processor Hardware Specifications
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FREESCALE [Freescale Semiconductor, Inc]
Página de inicio  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8260EC Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Back Button MPC8260EC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8260EC Datasheet HTML 20Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 41 page
background image
MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2
16
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 7 shows PIO, timer, and DMA signals.
Figure 7. PIO, Timer, and DMA Signal Diagram
Table 9 lists SIU input characteristics.
Table 9. AC Characteristics for SIU Inputs1
1 Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are
measured at the pin.
Spec Number
Characteristic
Setup (ns)
Hold (ns)
Setup
Hold
66 MHz
66 MHz
sp11
sp10
AACK/ARTRY/TA/TS/TEA/DBG/BG/BR
61
sp12
sp10
Data bus in normal mode
5
1
sp13
sp10
Data bus in ECC and PARITY modes
8
1
sp14
sp10
DP pins
8
1
sp14
sp10
All other pins
5
1
Note:
Sys clk
PIO/IDMA/TIMER[TGATE assertion] input signals
IDMA output signals
sp22
sp23
sp42/sp43
TIMER/PIO
output signals
sp42/sp43
TIMER input signal [TGATE deassertion]
sp22
sp23
Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.
(See note)
(See note)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com