Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADM1024ARU Datasheet(PDF) 24 Page - Analog Devices

No. de pieza ADM1024ARU
Descripción Electrónicos  System Hardware Monitor with Remote Diode Thermal Sensing
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADM1024ARU Datasheet(HTML) 24 Page - Analog Devices

Back Button ADM1024ARU Datasheet HTML 20Page - Analog Devices ADM1024ARU Datasheet HTML 21Page - Analog Devices ADM1024ARU Datasheet HTML 22Page - Analog Devices ADM1024ARU Datasheet HTML 23Page - Analog Devices ADM1024ARU Datasheet HTML 24Page - Analog Devices ADM1024ARU Datasheet HTML 25Page - Analog Devices ADM1024ARU Datasheet HTML 26Page - Analog Devices ADM1024ARU Datasheet HTML 27Page - Analog Devices ADM1024ARU Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
ADM1024
–24–
REV. 0
Table VII (continued)
Hex
Power-On Value
Address
Description
(Binary Bit 7–0)
Notes
35h
VCCP2 High Limit
Indeterminate
36h
VCCP2 Low Limit
Indeterminate
37h
Ext Temp1. High Limit
Indeterminate
Stores high limit for a diode sensor connected to Pins 13
and 14.
38h
Ext Temp1. Low Limit
Indeterminate
Stores low limit for a diode sensor connected to Pins 13
and 14.
39h
Internal Temp. High Limit
Indeterminate
Stores the high limit for the internal temperature reading.
3Ah
Internal Temp. Low Limit
Indeterminate
Stores the low limit for the internal temperature reading.
3Bh
AIN1/FAN1 High Limit
Indeterminate
Stores high limit for AIN1 or FAN1, depending on the
configuration of Pin 5.
3Ch
AIN2/FAN2 High Limit
Indeterminate
Stores high limit for AIN2 or FAN2, depending on the
configuration of Pin 6.
3Dh
Reserved
Indeterminate
3Eh
Company ID Number
0100 0001
This location will contain the company identification number
(Read Only).
3Fh
Revision Number
0001 nnnn
Last four bits of this location will contain the revision number
of the part. (Read Only)
40h
Configuration Register 1
0000 1000
See Table IX.
41h
Interrupt INT Status Register 1
0000 0000
See Table X.
42h
Interrupt INT Status Register 2
0000 0000
See Table XI.
43h
INT Mask Register 1
0000 0000
See Table XII.
44h
INT Mask Register 2
0000 0000
See Table XIII.
46h
Chassis Intrusion Clear Register
0000 0000
See Table XIV.
47h
VID 0–3/Fan Divisor Register
0101 (VID3–VID0)
See Table XV.
49h
VID4 Register
1000 000 (VID4)
See Table XVI.
4Ah
Configuration Register 2
0000 0000
See Table XVII.
4Ch
Interrupt Status Register
0000 0000
See Table XVIII.
Mirror No. 1
4Dh
Interrupt Status Register
0000 0000
See Table XIX.
Mirror No. 2
Table VIII. Register 16h, Channel Mode Register (Power-On Default = 00h)
Bit
Name
R/
W
Description
0
FAN1/AIN1
R/
W
Clearing this bit to 0 configures Pin 5 as FAN1 input. Setting this bit to 1 configures Pin 5 as AIN1.
Power-on default = 0.
1
FAN2/AIN2
R/
W
Clearing this bit to 0 configures Pin 6 as FAN2 input. Setting this bit to 1 configures Pin 6 as AIN2.
Power-on default = 0.
2
2.5 V, VCCP/D2 R/W
Clearing this bit to 0 configures Pins 17 and 18 to measure 2.5 V and VCCP2. Setting this bit to 1
configures Pins 18 and 19 as an input for a second remote temperature-sensing diode. Power-on
default = 0.
3
Int VCC
R/
W
Clearing this bit to 0 sets the measurement range for the internal VCC measurement to 3.3 V. Setting
this bit to 1 sets the internal VCC measurement range to 5 V. Power-on default = 0.
4
IRQ0 EN
R/
W
Setting this bit to 1 enables Pin 24 as an active high interrupt input, provided Pins 20 to 24 have
been configured as interrupts by setting Bit 7 of the Channel Mode Register. Power-on default = 0.
5
IRQ1 EN
R/
W
Setting this bit to 1 enables Pin 23 as an active high interrupt input, provided have been configured
as interrupts by setting Bit 7 of the Channel Mode Register. Power-on default = 0.
6
IRQ2 EN
R/
W
Setting this bit to 1 enables Pin 22 as an active high interrupt input, provided Pins 20 to 24 have
been configured as interrupts by setting Bit 7 of the Channel Mode Register. Power-on default = 0.
7
VID/IRQ
R/
W
Clearing this bit to 0 configures Pins 20 to 24 as processor voltage ID inputs. Setting this bit to 1
configures Pins 20 to 24 as interrupt inputs. Power-on default = 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com