Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD73322AST Datasheet(PDF) 6 Page - Analog Devices

No. de pieza AD73322AST
Descripción Electrónicos  Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD73322AST Datasheet(HTML) 6 Page - Analog Devices

Back Button AD73322AST Datasheet HTML 2Page - Analog Devices AD73322AST Datasheet HTML 3Page - Analog Devices AD73322AST Datasheet HTML 4Page - Analog Devices AD73322AST Datasheet HTML 5Page - Analog Devices AD73322AST Datasheet HTML 6Page - Analog Devices AD73322AST Datasheet HTML 7Page - Analog Devices AD73322AST Datasheet HTML 8Page - Analog Devices AD73322AST Datasheet HTML 9Page - Analog Devices AD73322AST Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 43 page
background image
AD73322
–6–
REV. B
AD73322A
P
arameter
Min
Typ
Max
Units
Test Conditions/Comments
DIGITAL GAIN TAP
Gain at Maximum Setting
+1
V
Gain at Minimum Setting
–1
V
Gain Resolution
16
Bits
Tested to 5 MSBs of Settings
Delay
25
µs
Includes DAC Delay
Settling Time
100
µs
Tap Gain Change from –FS to +FS; Includes
DAC Settling Time
DAC SPECIFICATIONS
5VEN = 1
Maximum Voltage Output Swing
2
Single-Ended
3.156
V p-p
PGA = 6 dB
3.17
dBm
Max Output = (3.156/2.4)
× VREFCAP
Differential
6.312
V p-p
PGA = 6 dB
9.19
dBm
Max Output = 2
× ([3.156/2.4] × VREFCAP)
Nominal Voltage Output Swing (0 dBm0)
Single-Ended
2.1908
V p-p
PGA = 6 dB
0
dBm
Differential
4.3918
V p-p
PGA = 6 dB
6.02
dBm
Output Bias Voltage
2.4
V
REFOUT Unloaded
Absolute Gain
+0.4
dB
1.0 kHz, 0 dBm0; Unloaded
Gain Tracking Error
±0.1
dB
1.0 kHz, +3 dBm0 to –50 dBm0
Signal to (Noise + Distortion) at 0 dBm0
Refer to Figure 8
PGA = 6 dB
77
dB
300 Hz to 3400 Hz; fSAMP = 64 kHz
Total Harmonic Distortion at 0 dBm0
PGA = 6 dB
–80
dB
300 Hz to 3400 Hz; fSAMP = 64 kHz
Intermodulation Distortion
–85
dB
PGA = 0 dB
Idle Channel Noise
–85
dBm0
PGA = 0 dB
Crosstalk
DAC-to-ADC
–90
dB
ADC Input Signal Level: AGND; DAC
Output Signal Level: 1.0 kHz, 0 dBm0;
Input Amplifiers Bypassed
–77
dB
Input Amplifiers Included In Input Channel
DAC-to-DAC
–100
dB
DAC1 Output Signal Level: AGND; DAC2
Output Signal Level: 1.0 kHz, 0 dBm0
Power Supply Rejection
–65
dB
Input Signal Level at AVDD and DVDD
Pins: 1.0 kHz, 100 mV p-p Sine Wave
Group Delay
4, 5
25
µs
Interpolator Bypassed
50
µs
Output DC Offset
2, 7
+12
mV
Minimum Load Resistance, RL
2, 8
Single-Ended
150
Ω
Differential
150
Ω
Maximum Load Capacitance, CL
2, 8
Single-Ended
500
pF
Differential
100
pF
FREQUENCY RESPONSE
(ADC and DAC)
9 Typical Output
Frequency (Normalized to FS)
00
dB
0.03125
–0.1
dB
0.0625
–0.25
dB
0.125
–0.6
dB
0.1875
–1.4
dB
0.25
–2.8
dB
0.3125
–4.5
dB
0.375
–7.0
dB
0.4375
–9.5
dB
> 0.5
< –12.5
dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com