CXD3003R datasheet(49/137 Pages) SONY

49 / 137 page

– 49 –

CXD3003R

$DX commands

See "$CX commands".

Command bit

DCLV PWM MD = 1

DCLV PWM MD = 0

Digital CLV PWM mode specified. Both MDS and MDP are used.

CLV-W and CAV-W modes cannot be used.

Digital CLV PWM mode specified. Ternary MDP values are output.

CLV-W and CAV-W modes can be used.

Description

Command bit

TB = 0

TB = 1

TP = 0

TP = 1

Bottom hold at a cycle of RFCK/32 in CLVS and CLVH modes.

Bottom hold at a cycle of RFCK/16 in CLVS and CLVH modes.

Peak hold at a cycle of RFCK/4 in CLVS mode.

Peak hold at a cycle of RFCK/2 in CLVS mode.

Description

Command

Data 1

CLV CTRL

DCLV

PWM MD

Gain

CLVS

D23

D22

D21

D20

Command bit

FCSW

PCC1

PCC0

Processing

The VPCO1 signal is output and the VPCO2 pin is high impedance.

The VPCO1 and 2 pin outputs are high impedance.

The VPCO1 pin output is low and the VPCO2 pin is high impedance.

The VPCO1 pin output is high and the VPCO2 pin is high impedance.

The VPCO1 and 2 signals are output.

The VPCO1 and 2 pin outputs are high impedance.

The VPCO1 and 2 pin outputs are low.

The VPCO1 and 2 pin outputs are high.

• Processing for the $CX commands PCC1 and PCC2 and the $EX command FCSW is shown below.

CXD3003R Datasheet(PDF) 49 Page - Sony Corporation

CXD3003R Datasheet(HTML) 49 Page - Sony Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL