| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
910GL Datasheet(PDF) 136 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL Datasheet(HTML) 136 Page - Intel Corporation |
|
136 / 426 page ![]() Host-PCI Express* Bridge Registers (D1:F0) (Intel® 82915G/82915P/82915PL Only) R 136 Datasheet 8.1.14 SSTS1—Secondary Status (D1:F0) PCI Device: 1 Address Offset: 1Eh Default Value: 00h Access: RO, R/W/C Size: 16 bits SSTS1 is a 16-bit status register that reports the occurrence of error conditions associated with secondary side (i.e., PCI Express Graphics side) of the “virtual” PCI-PCI Bridge in the (G)MCH. Bit Access & Default Description 15 R/WC 0b Detected Parity Error (DPE): 1 = The MCH received across the link (upstream) a Posted Write Data Poisoned TLP (EP=1). 14 R/WC 0b Received System Error (RSE): 1 = Secondary side sends an ERR_FATAL or ERR_NONFATAL message due to an error detected by the secondary side, and the SERR Enable bit in the Bridge Control register is 1. 13 R/WC 0b Received Master Abort (RMA): 1 = Secondary Side for Type 1 Configuration Space Header Device (for requests initiated by the Type 1 Header Device itself) receives a completion with Unsupported Request Completion Status. 12 R/WC 0b Received Target Abort (RTA): 1 = Secondary Side for Type 1 Configuration Space Header Device (for requests initiated by the Type 1 Header Device itself) receives a completion with Completer Abort Completion Status. 11 RO 0b Signaled Target Abort (STA): Hardwired to 0. The (G)MCH does not generate Target Aborts (the (G)MCH will never complete a request using the Completer Abort Completion status). 10:9 RO 00b DEVSELB Timing (DEVT): Hardwired to 0. 8 R/WC 0b Master Data Parity Error (SMDPE). 1 = The MCH received across the link (upstream) a Read Data Completion Poisoned TLP (EP=1). Note: This bit can only be set when the Parity Error Enable bit in the Bridge Control register is set. 7 RO 0b Fast Back-to-Back (FB2B): Hardwired to 0. 6 Reserved 5 RO 0b 66/60 MHz capability (CAP66): Hardwired to 0. 4:0 Reserved |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |